1. Chithira P. R and V. Vasudevan, A Hierarchical Technique for Statistical Path Selection and Criticality Computation, ACM Transactions on Design Automation of Electronic Systems (TODAES), Vol. 23, No. 1, Article 9, August 2017, pp 1-24
2. Chithira P. R. and V. Vasudevan, Potential Critical Path Selection Based on a Time-Varying Statistical Timing Analysis Framework, IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 27, NO. 6, JUNE 2019, pp 1438 - 1449
3. Chithira P. R. , Accurate Estimation of Circuit Delay Variance with Limited Monte Carlo Simulations using Bayesian Inference, 24 th International Symposium on Quality Electronic Design, San Fransisco, California, USA, April 2023.
